Abstract: Nowadays, work on Wireless Power Transfer (WPT) systems with dual active bridges is attracting great attention due to their low conduction losses, power regulation, load transformation and reactance compensation. However, in these studies limitations such as overall analysis, design and realization techniques of the system were not considered properly. To address the aforementioned issues, this paper presents a detailed analysis, design and realization of a Series-Series (SS) WPT system with dual active bridges, which will improve the overall performance. Three independent Phase Angles (PAs) have been analyzed and designed in this study, one PA on the primary side and the other two PAs on the secondary side. This Multiple Degrees of Phase Control (MDPC) method can achieve additional reactance compensation, load transformation and output regulation simultaneously. To realize the proposed method in practice, key implementation techniques have been investigated in detail, including additional reactance estimation, mutual inductance estimation, phase detection and synchronization. The feasibility and effectiveness of the proposed system is verified through simulation and experimental results.
Introduction
Wireless Power Transfer (WPT) systems can utilize coupling coils to transfer energy through magnetic fields, which can avoid the physical connection of charging lines. Due to their convenience and possibility of widespread applications, the WPT technique has been the research focus of many studies [1, 2] . Various wireless charging devices have been invented and manufactured for use in applications such as portable consumer electronics and electric vehicles [3] [4] [5] [6] .
Compensation capacitors are indispensable elements of a WPT system [1] . These capacitors compensate the inductive reactance of the transmitting and receiving coils, and contribute significantly to inducing a meaningful amount of current needed for sufficient magnetic field generation. In order to realize strongly coupled magnetic resonance [1, 7] , the ideal method is to tune the transmitter and receiver at the same resonance frequency. Although capacitor arrays can be used, they require many capacitors, switches and complex control algorithms. Furthermore, high voltage stresses on the resonant capacitors require large packaging and capacitors have large manufacturing tolerances. In addition, the capacitances and the coil inductances vary due to aging. Hence, it is a challenge to select the capacitors with ideal capacitance and rated voltage [8] [9] [10] . When non-identical resonances In addition, current sensors have band limits, generally lower than 100 kHz. The synchronization may be more difficult with a higher operating frequency. Therefore, improvement of the synchronization technique is necessary. This paper presents a detailed analysis and design of a WPT system with dual active bridges. Multiple Degrees of Phase Control (MDPC) are adopted. The system has three degrees of control freedom. Primary PA is responsible for voltage regulation, and secondary PAs for load transformation as well as additional reactance compensation. The proposed additional reactance and mutual inductance estimation methods are based on DC voltage and current samplings, which are easy to be implemented. An effective phase detection technique is elaborated where the phase information is modulated onto a DC voltage signal. In addition, a novel synchronization technique involving a comparator and an isolator is proposed that works satisfactorily at a frequency of 100 kHz. It is simpler and cheaper than previous methods and can withstand parameter variations.
Modeling of Wireless Power Transfer (WPT) System
The schematic and equivalent circuit of the proposed system are shown in Figure 1 . In this paper, bold italic letters represent the phasors, whereas italic letters symbolize real numbers or Root-Mean-Square (RMS) values of the phasors. V in is the input voltage and I in is the input current. C f is the film capacitor which makes the inverter decoupled and the input current stable. Q 1 -Q 8 are the Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) of two active bridges. L 1 and L 2 are the inductances of the transmitting and receiving coils, whose parasitic resistances are R 1 and R 2 , respectively. C 1 and C 2 are the compensation capacitors, and C o is the output filtering capacitor. R L represents the loading resistance and V o is the voltage across it. Z e is the equivalent impedance, whose real part and imaginary part are denoted as R e and X e , respectively. The primary resonant angular frequency ω 1 , the secondary resonant angular frequency ω 2 , the primary reactance X 1 , and the secondary reactance X 2 are defined as:
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error. In addition, current sensors have band limits, generally lower than 100 kHz. The synchronization may be more difficult with a higher operating frequency. Therefore, improvement of the synchronization technique is necessary. This paper presents a detailed analysis and design of a WPT system with dual active bridges. Multiple Degrees of Phase Control (MDPC) are adopted. The system has three degrees of control freedom. Primary PA is responsible for voltage regulation, and secondary PAs for load transformation as well as additional reactance compensation. The proposed additional reactance and mutual inductance estimation methods are based on DC voltage and current samplings, which are easy to be implemented. An effective phase detection technique is elaborated where the phase information is modulated onto a DC voltage signal. In addition, a novel synchronization technique involving a comparator and an isolator is proposed that works satisfactorily at a frequency of 100 kHz. It is simpler and cheaper than previous methods and can withstand parameter variations.
The schematic and equivalent circuit of the proposed system are shown in Figure 1 . In this paper, bold italic letters represent the phasors, whereas italic letters symbolize real numbers or Root-MeanSquare (RMS) values of the phasors. Vin is the input voltage and Iin is the input current. Cf is the film capacitor which makes the inverter decoupled and the input current stable. Q1-Q8 are the MetalOxide-Semiconductor Field-Effect Transistors (MOSFETs) of two active bridges. L1 and L2 are the inductances of the transmitting and receiving coils, whose parasitic resistances are R1 and R2, respectively. C1 and C2 are the compensation capacitors, and Co is the output filtering capacitor. RL represents the loading resistance and Vo is the voltage across it. Ze is the equivalent impedance, whose real part and imaginary part are denoted as Re and Xe, respectively. The primary resonant angular frequency ω1, the secondary resonant angular frequency ω2, the primary reactance X1, and the secondary reactance X2 are defined as: Uncontrolled rectification is utilized in most WPT systems [7, 9, 12, 24] . The analysis presented is based on full load conditions and the output filtering capacitor is supposed to be large enough to maintain a stable output DC voltage. Thus, the equivalent impedance Ze is purely resistive [7, 9] :
Z e jɷMI 1 jX 1 Figure 1 . Proposed multiple degrees of phase control in a WPT system: (a) schematic of the proposed system; (b) equivalent circuit of the proposed system.
Uncontrolled rectification is utilized in most WPT systems [7, 9, 12, 24] . The analysis presented is based on full load conditions and the output filtering capacitor is supposed to be large enough to maintain a stable output DC voltage. Thus, the equivalent impedance Z e is purely resistive [7, 9] :
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The system operates at primary resonance frequency (f = f 1 ), that is, X 1 = 0. Based on the Kirchhoff voltage law, current loops are drawn as:
The power transfer efficiency η is defined as:
where Re represents the real part of the phasor. By combining Equations (3) and (4), η is derived:
The three dimensional plot of the power transfer efficiency η as a function of the load R L and the additional reactance X 2 is shown in Figure 2 . The related parameters are listed in Table 1 . The efficiency increases with the increase of |X 2 | at a constant R L . The existence of additional reactance causes a larger apparent power, resulting in more losses consumed by the parasitic resistances. Thus, the higher |X 2 | and the lower η. By taking partial derivative of X 2 , it is deduced that η reaches the peak when X 2 = 0. However, the efficiency keeps varying with the load. The calculated efficiency is 49.9% when R L = 998 Ω, which is required for maximum power transfer capability. Whereas, the efficiency is 95.2% when R L = 24.8 Ω, which is required for maximum power transfer efficiency [9] . Figure 2 clearly illustrates the importance of additional reactance compensation and load transformation for efficiency enhancement. The system operates at primary resonance frequency (f = f1), that is, X1 = 0. Based on the Kirchhoff voltage law, current loops are drawn as:
. 0
The three dimensional plot of the power transfer efficiency η as a function of the load RL and the additional reactance X2 is shown in Figure 2 . The related parameters are listed in Table 1 . The efficiency increases with the increase of |X2| at a constant RL. The existence of additional reactance causes a larger apparent power, resulting in more losses consumed by the parasitic resistances. Thus, the higher |X2| and the lower η. By taking partial derivative of X2, it is deduced that η reaches the peak when X2 = 0. However, the efficiency keeps varying with the load. The calculated efficiency is 49.9% when RL = 998 Ω, which is required for maximum power transfer capability. Whereas, the efficiency is 95.2% when RL = 24.8 Ω, which is required for maximum power transfer efficiency [9] . Figure 2 clearly illustrates the importance of additional reactance compensation and load transformation for efficiency enhancement. The optimal equivalent resistance R eOPT can be deduced by taking partial derivative of R e [7, 9] :
Energies 2017, 10, 1588 5 of 20 Figure 3 shows the square-wave voltages, fundamental voltages and resonant currents of two active bridges used in the SS WPT system. As can be seen from Figure 3 , there are two PAs in each bridge, thus the total PAs of the system are four. θ is the PA between primary fundamental voltage and I 1 . ϕ is the PA between the secondary fundamental voltage and I 2 . α and β are the PAs of the primary and secondary bridge arms, respectively. ϕ changes the impedance of the receiver and the corresponding primary reflected load, resulting in the alteration of θ. Hence, there only exist three independent and controllable PAs, they are: α, β and ϕ. Voltage regulation, load transformation and additional reactance compensation can be realized simultaneously by full utilization of these three PAs. The optimal equivalent resistance ReOPT can be deduced by taking partial derivative of Re [7, 9] : Figure 3 shows the square-wave voltages, fundamental voltages and resonant currents of two active bridges used in the SS WPT system. As can be seen from Figure 3 , there are two PAs in each bridge, thus the total PAs of the system are four. θ is the PA between primary fundamental voltage and I1. φ is the PA between the secondary fundamental voltage and I2. α and β are the PAs of the primary and secondary bridge arms, respectively. φ changes the impedance of the receiver and the corresponding primary reflected load, resulting in the alteration of θ. Hence, there only exist three independent and controllable PAs, they are: α, β and φ. Voltage regulation, load transformation and additional reactance compensation can be realized simultaneously by full utilization of these three PAs. 
Multiple Degrees of Phase Control
2 2 2 1 2 1 eOPT M R R R R    (6)

Equivalent Impedance Derivation
The equivalent impedance of the transmitter (Zin) is:
Thus, θ can be affected by the reflected resistive and reactive components back on the primary side. In other words, there are only three independent and controllable PAs including α, β and φ. When the secondary additional reactance is compensated (X2 + Xe = 0), Zin is resistive even when Xe ≠ 0. According to (6) , the optimal load depends on the mutual inductance. When M changes due to the offset of the coils, the corresponding optimal PAs vary. This paper aims to reduce the efficiency degradation caused by parameter variations. On-line estimations can be applied to detect these changes, which can adapt to the mutual inductance and load variations.
Some systems operate at ω2 and regulate the power flow by the PA between the primary and secondary voltage phasors [17, 25] . It can introduce reactive power into the system and bring about undesired efficiency degradation. The proposed system operates at ω1 and utilizes φ to compensate secondary additional reactance X2. Power regulation and load transformation are realized by regulation of α and β, respectively. This strategy reduces the reactive power that would otherwise be present.
To obtain the optimal efficiency point, the additional reactance should be compensated completely and the load should be transformed to the optimal value. Hence, the mathematical expressions of the equivalent reactance and resistance of the receiver should be derived. Figure 4 shows the simulated waveforms of primary resonant voltage V1 and resonant current I1, secondary voltage V2 and resonant current I2, the control signals and the corresponding PAs, where α and β are determined when the gate drive signals are valid simultaneously. When the upper switches (Q1 and Q3 of the primary bridge, Q5 and Q7 of the secondary bridge) or the lower switches 
The equivalent impedance of the transmitter (Z in ) is:
Thus, θ can be affected by the reflected resistive and reactive components back on the primary side. In other words, there are only three independent and controllable PAs including α, β and ϕ. When the secondary additional reactance is compensated (X 2 + X e = 0), Z in is resistive even when X e = 0. According to (6) , the optimal load depends on the mutual inductance. When M changes due to the offset of the coils, the corresponding optimal PAs vary. This paper aims to reduce the efficiency degradation caused by parameter variations. On-line estimations can be applied to detect these changes, which can adapt to the mutual inductance and load variations.
Some systems operate at ω 2 and regulate the power flow by the PA between the primary and secondary voltage phasors [17, 25] . It can introduce reactive power into the system and bring about undesired efficiency degradation. The proposed system operates at ω 1 and utilizes ϕ to compensate secondary additional reactance X 2 . Power regulation and load transformation are realized by regulation of α and β, respectively. This strategy reduces the reactive power that would otherwise be present.
To obtain the optimal efficiency point, the additional reactance should be compensated completely and the load should be transformed to the optimal value. Hence, the mathematical expressions of the equivalent reactance and resistance of the receiver should be derived. Figure 4 shows the simulated waveforms of primary resonant voltage V 1 and resonant current I 1 , secondary voltage V 2 and resonant current I 2 , the control signals and the corresponding PAs, where α and β are determined when the gate drive signals are valid simultaneously. When the upper switches (Q 1 and Q 3 of the primary bridge, Q 5 and Q 7 of the secondary bridge) or the lower switches (Q 2 and Q 4 of the primary bridge, Q 6 and Q 8 of the secondary bridge) are turned on, the DC voltage is disconnected from the system. Thus, the corresponding voltage (V 1 or V 2 ) is zero. More details about this commutation can be found in [21] :
Energies 2017, 10, 1588 (Q2 and Q4 of the primary bridge, Q6 and Q8 of the secondary bridge) are turned on, the DC voltage is disconnected from the system. Thus, the corresponding voltage (V1 or V2) is zero. More details about this commutation can be found in [21] : Since the voltage drop across R1 is small, the above equation becomes true. The SS WPT system maintains the output current, i.e., I2 remains unchanged despite load variation or secondary PC. Therefore, the control of V2 is equivalent to that of φ, which can be realized by shifting Q5-Q8 with respect to I2. The left shift of Q5-Q8 brings about a positive φ, whereas a right shift brings about a negative φ. The secondary voltage V2 can be written as (9):
Thus, β and φ can change the effective voltage applied on the resonant tank and regulate the bidirectional power flow. Essentially, β and φ can change the equivalent impedance Ze in the unidirectional WPT system.
The power consumed by the load is:
and the input active power of the converter is:
| || |cos P   V I (11) Neglecting the losses of the switches, the following equation results:
Then, I2 can be obtained by: Since the voltage drop across R 1 is small, the above equation becomes true. The SS WPT system maintains the output current, i.e., I 2 remains unchanged despite load variation or secondary PC. Therefore, the control of V 2 is equivalent to that of ϕ, which can be realized by shifting Q 5 -Q 8 with respect to I 2 . The left shift of Q 5 -Q 8 brings about a positive ϕ, whereas a right shift brings about a negative ϕ. The secondary voltage V 2 can be written as (9):
Thus, β and ϕ can change the effective voltage applied on the resonant tank and regulate the bidirectional power flow. Essentially, β and ϕ can change the equivalent impedance Z e in the unidirectional WPT system.
Neglecting the losses of the switches, the following equation results:
Then, I 2 can be obtained by:
The equivalent impedance of the secondary active bridge can be defined as:
Energies 2017, 10, 1588
Thus, the equivalent resistance and reactance versus the PAs and the load are derived by substituting Equations (9) and (13) into (14):
When β = 90 • and ϕ = 0 • , secondary active bridge acts as a synchronous rectifier, thus Equation (15) can be simplified as (2) and X e is zero.
Voltage Regulation
Primary resonant current I 1 is derived as:
According to voltage-divider theorem on the receiver side, the voltage across R e (V e ) is deduced:
The RMS value of the primary voltage V 1 is:
Since, V e 2 /R e = V o 2 /R L , the desired α for voltage regulation can be obtained as:
When the reactance X 2 is compensated completely by X e , (20) can be simplified as (21):
Load Transformation and Additional Reactance Compensation
Load transformation and additional reactance compensation can be realized only with the utilization of secondary PAs. According to Equations (15) and (16), the load transformation ratio m and reactance compensation ratio n are defined for normalization, respectively:
where m ranges from 0 to With the proposed rectifier, the efficiency η is derived as:
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As can be seen from (24), the existence of (X 2 + X e ) 2 decreases the efficiency. Regarding (X 2 + X e ) as a variable and taking partial derivative of it, it can be deduced that η reaches the peak when X 2 + X e = 0. By taking partial derivative of R e , the same expression of R eOPT can be obtained.
As can be seen from (24), the existence of (X2 + Xe) 2 decreases the efficiency. Regarding (X2 + Xe) as a variable and taking partial derivative of it, it can be deduced that η reaches the peak when X2 + Xe = 0. By taking partial derivative of Re, the same expression of ReOPT can be obtained. The optimal equivalent resistances of the proposed system and the uncontrolled rectification system are the same. To meet the requirements of load transformation and reactance compensation, Equations (25) and (26) should be satisfied:
Substituting (15) and (16) into (25) and (26), the following equations are obtained:
When the load and additional reactance fall into the available regulation range, (27) and (28) can be solved. The values of φ and β are: Figure 6 shows the optimal φ and β versus X2 at different loads. Point A represents the case without additional reactance on the receiver side, hence φ is zero. When cos φ = 0, β is a function of RL. Point B and C are the optimal angles of β for 100 Ω and 50 Ω, respectively. A higher load corresponds to a smaller β, whereas φ is a function of X2 and Re_opt, which is independent of RL. When the load varies, the optimal φ should remain unchanged, that is, two solid plots of φ in Figure 6 are the same. Once the additional reactance X2 is compensated completely by Xe, the reflected impedance of the receiver is purely resistive. Thus, V1 and I1 should be in phase, as shown in Figure 4 . The optimal equivalent resistances of the proposed system and the uncontrolled rectification system are the same. To meet the requirements of load transformation and reactance compensation, Equations (25) and (26) should be satisfied:
When the load and additional reactance fall into the available regulation range, (27) and (28) can be solved. The values of ϕ and β are: Figure 6 shows the optimal ϕ and β versus X 2 at different loads. Point A represents the case without additional reactance on the receiver side, hence ϕ is zero. When cos ϕ = 0, β is a function of R L . Point B and C are the optimal angles of β for 100 Ω and 50 Ω, respectively. A higher load corresponds to a smaller β, whereas ϕ is a function of X 2 and R e_opt , which is independent of R L . When the load varies, the optimal ϕ should remain unchanged, that is, two solid plots of ϕ in Figure 6 are the same. Once the additional reactance X 2 is compensated completely by X e , the reflected impedance of the receiver is purely resistive. Thus, V 1 and I 1 should be in phase, as shown in Figure 4 . 
Additional Reactance and Mutual Inductance Estimations
Mutual inductance and additional reactance determine the optimal values of φ and β. Therefore, it is important to measure these parameters. In this part, easy implementation methods of additional reactance and mutual inductance estimations are elaborated.
It is assumed that primary voltage V1 lags primary current I1 by θ, as shown in Figure 3a . Then, (31) is obtained:
The equation can be decomposed into two parts, they are:
If V1 and I1 are in phase, i.e., θ = 0, the following equations are derived:
Since Xe is controlled, the value of X2 can be obtained by:
The above equations can be used to estimate X2 in an open loop test. To adjust φ meanwhile observe θ by oscilloscope. When θ = 0, it is assumed that X2 is compensated completely and its value can be obtained according to (36) .
Regardless of the value of θ, the following equations are deduced for on-line estimations: 
Mutual inductance and additional reactance determine the optimal values of ϕ and β. Therefore, it is important to measure these parameters. In this part, easy implementation methods of additional reactance and mutual inductance estimations are elaborated.
It is assumed that primary voltage V 1 lags primary current I 1 by θ, as shown in Figure 3a . Then, (31) is obtained:
If V 1 and I 1 are in phase, i.e., θ = 0, the following equations are derived:
Since X e is controlled, the value of X 2 can be obtained by:
The above equations can be used to estimate X 2 in an open loop test. To adjust ϕ meanwhile observe θ by oscilloscope. When θ = 0, it is assumed that X 2 is compensated completely and its value can be obtained according to (36) .
Regardless of the value of θ, the following equations are deduced for on-line estimations:
According to (19) , the value of V 1 can be obtained by sampling DC voltage V in . Thus, the main task of additional reactance estimation is to detect θ. Since it is difficult to detect high-frequency PA directly, an indirect and simple method will be presented in Section 4.
By applying the law of conservation of energy, the input power and output power of primary inverter should be equal, that is:
The following equation can be obtained:
Taking (37) and (40) into (38) and neglecting I 1 R 1 , the simplified estimated M can be derived:
Implementation Techniques
The overall system block diagram is shown in Figure 7 . Two Digital Signal Processor (DSP) chips (TMS320F28335) are used as the controllers. The phase detection circuit and the synchronization circuit are shown to be within the regions enclosed with yellow and cyan dotted lines, respectively. The estimations of X 2 and M are implemented on the receiver side. More information of the implementation techniques will be elaborated in the following three parts. According to (19) , the value of V1 can be obtained by sampling DC voltage Vin. Thus, the main task of additional reactance estimation is to detect θ. Since it is difficult to detect high-frequency PA directly, an indirect and simple method will be presented in Section 4.
Taking (37) and (40) into (38) and neglecting I1R1, the simplified estimated M can be derived:
The overall system block diagram is shown in Figure 7 . Two Digital Signal Processor (DSP) chips (TMS320F28335) are used as the controllers. The phase detection circuit and the synchronization circuit are shown to be within the regions enclosed with yellow and cyan dotted lines, respectively. The estimations of X2 and M are implemented on the receiver side. More information of the implementation techniques will be elaborated in the following three parts. 
Phase Detection
Since direct detection of high frequency PA is difficult, the phase information is modulated onto a DC voltage signal. The phase detection circuit is shown in Figure 7 and a graphical illustration in Figure 8a . CMPA and CMPB are the values of the reserved registers, and TBPRD is the time base period. The voltage across C1 ( ) is divided by the resistors. Afterwards, the sinusoidal signal is sent to the comparator TLV3502-Q1 whose maximum operating frequency is 80 MHz. Then, a square wave is generated that goes through an isolator. PWM3 is controlled by the primary DSP. It is in phase with the fundamental voltage of V1, as shown in Figure 8a . The square wave Vsqaure and PWM3 pass through an AND gate, which can obtain a phase detection signal. Since I1 always leads by 90°, the pulse width of the phase detection signal d is: 
Since direct detection of high frequency PA is difficult, the phase information is modulated onto a DC voltage signal. The phase detection circuit is shown in Figure 7 and a graphical illustration in Figure 8a . CMPA and CMPB are the values of the reserved registers, and TBPRD is the time base period. The voltage across C 1 (V C 1 ) is divided by the resistors. Afterwards, the sinusoidal signal is sent to the comparator TLV3502-Q1 whose maximum operating frequency is 80 MHz. Then, a square wave is generated that goes through an isolator. PWM3 is controlled by the primary DSP. It is in phase with the fundamental voltage of V 1 , as shown in Figure 8a . The square wave V sqaure and PWM3 pass The signal is sent to a single-pole/double-throw (SPDT) analog switch NC7SB3157 whose operating frequency can be as high as 250 MHz. Processed by a RC filter, the phase information is modulated onto the DC voltage Vphase. The voltage can be denoted as:
where Vcc is the power supply of the switch.
Then, θ can be calculated by:
In the unidirectional WPT system, θ ranges from −90° to 90°. Therefore, d ranges from 0 to 0. 
Therefore, the theoretical accuracy can be 0.078° when Vcc is 3.3 V, which is acceptable for phase detection.
The main estimation error comes from two sources: the non-linearity of the analog chips and the time delay of the digital signal. The comparator turns the analog signal into a digital signal, whereas the analog switch turns it back. In order to improve the accuracy, high speed and high performance comparator and analog switch are chosen whose bandwidths are 800 and 2500 times greater than the operating frequency respectively, which will significantly reduce the influence of the non-linearity of the chips. The digital signal is insensitive to the noise, however, the time delay caused by the chips should be corrected as shown in Figure 8b . If PWM3 is generated without correction (as shown by the dashed line), an estimation error   appears. This problem can be easily addressed by right shift of PWM3 via changing the corresponding register values. Since, the time delay is a constant value, a correction factor can be implemented. When V1 and I1 are in phase, after the regulation of PWM3, d should be 0.25, i.e., Vphase should be 0.25 Vcc.
The phase detection system shown in Figure 7 has several advantages likewise, the system can be easily corrected by PWM3 which can eliminate the influence of time delay, meanwhile the The signal is sent to a single-pole/double-throw (SPDT) analog switch NC7SB3157 whose operating frequency can be as high as 250 MHz. Processed by a RC filter, the phase information is modulated onto the DC voltage V phase . The voltage can be denoted as:
where V cc is the power supply of the switch. Then, θ can be calculated by:
In the unidirectional WPT system, θ ranges from −90 • to 90 • . Therefore, d ranges from 0 to 0.5. The voltage corresponding to 1 • is 0.5V cc 180 . Since the valid sampling voltage of the selected DSP ranges from 0 to 3 V, the minimum voltage that can be distinguished is 3 4095 . Thus, the resolution of PA is:
Therefore, the theoretical accuracy can be 0.078 • when V cc is 3.3 V, which is acceptable for phase detection.
The main estimation error comes from two sources: the non-linearity of the analog chips and the time delay of the digital signal. The comparator turns the analog signal into a digital signal, whereas the analog switch turns it back. In order to improve the accuracy, high speed and high performance comparator and analog switch are chosen whose bandwidths are 800 and 2500 times greater than the operating frequency respectively, which will significantly reduce the influence of the non-linearity of the chips. The digital signal is insensitive to the noise, however, the time delay caused by the chips should be corrected as shown in Figure 8b . If PWM3 is generated without correction (as shown by the dashed line), an estimation error ∆θ appears. This problem can be easily addressed by right shift of PWM3 via changing the corresponding register values. Since, the time delay is a constant value, a correction factor can be implemented. When V 1 and I 1 are in phase, after the regulation of PWM3, d should be 0.25, i.e., V phase should be 0.25 V cc .
The phase detection system shown in Figure 7 has several advantages likewise, the system can be easily corrected by PWM3 which can eliminate the influence of time delay, meanwhile the theoretical accuracy of the system is high. Secondly, V C 1 is at high level and increases with the increase of transferred power, making it resilient to interference by switching noise. These characteristics contribute to an accurate detection of the point of zero-crossing. The robustness of the system should increase with the increase of the power level. Finally, it is based on the synchronization circuit that can be easily realized especially in the bidirectional WPT systems.
Synchronization
Although the transmitter and the receiver are isolated, they have rigorous time sequence. Therefore, synchronization is crucial. Different from previous works that use an additional measurement coil or a current sensor, this paper presents a novel method of using the voltage across C 2 (V C 2 ) for the synchronization, as shown in Figure 7 . Since V C 2 is at a higher level, it is not vulnerable to interference, ensuring the reliability of the synchronization circuit. At first, V C 2 is divided across the resistors and a bidirectional Zener diode is paralleled to prevent overvoltage. Then, the divided sinusoidal voltage is sent to comparator TLV3502 and it can generate a square wave, indicating the zero-crossing point of V C 2 . After passing through isolator ISO7710, this signal is sent to EPWM synchronization port (GPIO6 in TMS320F28335). The synchronization signal is only relative to the zero-crossing point of V C 2 , hence this method can withstand large parameter variations including the operating frequency, the mutual inductance and the load. Since neither AMC nor the current sensor is used, this synchronization method is simpler and cheaper.
Additional Reactance and Mutual Inductance Estimations
Additional reactance and mutual inductance can be estimated on-line according to the algorithm shown in Figure 9 . The PAs are controlled, hence they are known in advance, as well as R 2 . Since V in , I in , V o , I o and V phase are DC signals, they can be sampled easily. R L is calculated by V o /I o , and θ can be obtained according to (44). Then, R e and X e can be calculated based on (15) and (16) . Finally, additional reactance and mutual inductance estimations can be achieved according to Equations (37) and (41), respectively. theoretical accuracy of the system is high. Secondly, is at high level and increases with the increase of transferred power, making it resilient to interference by switching noise. These characteristics contribute to an accurate detection of the point of zero-crossing. The robustness of the system should increase with the increase of the power level. Finally, it is based on the synchronization circuit that can be easily realized especially in the bidirectional WPT systems.
Synchronization
Although the transmitter and the receiver are isolated, they have rigorous time sequence. Therefore, synchronization is crucial. Different from previous works that use an additional measurement coil or a current sensor, this paper presents a novel method of using the voltage across C2 ( ) for the synchronization, as shown in Figure 7 . Since is at a higher level, it is not vulnerable to interference, ensuring the reliability of the synchronization circuit. At first, is divided across the resistors and a bidirectional Zener diode is paralleled to prevent overvoltage. Then, the divided sinusoidal voltage is sent to comparator TLV3502 and it can generate a square wave, indicating the zero-crossing point of . After passing through isolator ISO7710, this signal is sent to EPWM synchronization port (GPIO6 in TMS320F28335). The synchronization signal is only relative to the zero-crossing point of , hence this method can withstand large parameter variations including the operating frequency, the mutual inductance and the load. Since neither AMC nor the current sensor is used, this synchronization method is simpler and cheaper.
Additional Reactance and Mutual Inductance Estimations
Additional reactance and mutual inductance can be estimated on-line according to the algorithm shown in Figure 9 . The PAs are controlled, hence they are known in advance, as well as R2. Since Vin, Iin, Vo, Io and Vphase are DC signals, they can be sampled easily. RL is calculated by Vo/Io, and θ can be obtained according to (44). Then, Re and Xe can be calculated based on (15) and (16) . Finally, additional reactance and mutual inductance estimations can be achieved according to Equations (37) and (41), respectively. 
Simulation and Experimental Results
To verify the feasibility and effectiveness of the proposed system, a MATLAB/Simulink model and an experimental prototype are implemented. The system specifications are shown in Table 1 . In addition, uncontrolled and synchronous rectifiers are added to compare with the proposed method. The synchronous rectification is a special case of PC, in which β = 90 • and ϕ = 0 • . Figure 10 shows the simulated waveforms, where uncontrolled rectifier waveforms are shown in Figure 10a , synchronous rectifier waveforms in Figure 10b and MDPC waveforms in Figure 10c . C 2 is 5.9 nF and R L is 50 Ω. To avoid the zero current crossing issue, the switches remain off and I 2 flows through the diodes near zero current point. Thus, forward voltage of the diodes is added to V 2 . The output voltage stabilizes at the desired 30 V by regulating α. Although V 2 and I 2 are in phase both in Figure 10b , I 1 leads V 1 . The equivalent impedance of uncontrolled and synchronous rectifiers are both resistive. However, additional inductive reactance exists on the secondary side, resulting in a reflected capacitive reactance on the primary side. Figure 10c shows the additional inductive reactance compensation results by MDPC. β and ϕ are set at 63 • and −38 • according to the calculations of Equations (29) and (30), whereas α is 47 • . Since I 2 leads V 2 , the equivalent impedance has capacitive and resistive components. The load is transformed to the optimal 20.1 Ω and the additional inductive reactance is compensated completely. Hence V 1 is in phase with I 1 . Additional capacitive reactance can also be compensated as shown in Figure 4 . 
Simulation Results
Simulation and Experimental Results
To verify the feasibility and effectiveness of the proposed system, a MATLAB/Simulink model and an experimental prototype are implemented. The system specifications are shown in Table 1 . In addition, uncontrolled and synchronous rectifiers are added to compare with the proposed method. The synchronous rectification is a special case of PC, in which β = 90° and φ = 0°. Figure 10 shows the simulated waveforms, where uncontrolled rectifier waveforms are shown in Figure 10a , synchronous rectifier waveforms in Figure 10b and MDPC waveforms in Figure 10c . C2 is 5.9 nF and RL is 50 Ω. To avoid the zero current crossing issue, the switches remain off and I2 flows through the diodes near zero current point. Thus, forward voltage of the diodes is added to V2. The output voltage stabilizes at the desired 30 V by regulating α. Although V2 and I2 are in phase both in Figure 10b , I1 leads V1. The equivalent impedance of uncontrolled and synchronous rectifiers are both resistive. However, additional inductive reactance exists on the secondary side, resulting in a reflected capacitive reactance on the primary side. Figure 10c shows the additional inductive reactance compensation results by MDPC. β and φ are set at 63° and −38° according to the calculations of Equations (29) and (30), whereas α is 47°. Since I2 leads V2, the equivalent impedance has capacitive and resistive components. The load is transformed to the optimal 20.1 Ω and the additional inductive reactance is compensated completely. Hence V1 is in phase with I1. Additional capacitive reactance can also be compensated as shown in Figure 4 . Although the above results prove that α can be used for voltage regulation, α is controlled to maintain a constant output power (18 W) for a more accurate efficiency comparison in the simulations and experiments. C 2 changes from 5.3 nF to 6.0 nF. The corresponding X 2 ranges from −15 Ω to 20 Ω. Simulation results of α, β and ϕ versus X 2 are shown in Figure 11 . Although X 2 varies, the transmitter sees it as the same due to compensation through MDPC. Thus, α almost remains unchanged. β and ϕ change with X 2 . The observed trends agree with the calculated results in Figure 6 . Although the above results prove that α can be used for voltage regulation, α is controlled to maintain a constant output power (18 W) for a more accurate efficiency comparison in the simulations and experiments.
Simulation Results
C2 changes from 5.3 nF to 6.0 nF. The corresponding X2 ranges from −15 Ω to 20 Ω. Simulation results of α, β and φ versus X2 are shown in Figure 11 . Although X2 varies, the transmitter sees it as the same due to compensation through MDPC. Thus, α almost remains unchanged. β and φ change with X2. The observed trends agree with the calculated results in Figure 6 . Figure 12a shows the simulation DC-DC efficiencies of load transformation where C2 is 5.6 nF. The equivalent impedances of the uncontrolled and synchronous rectifiers are resistive with a constant transformation ratio. Hence, uncontrolled and synchronous rectifiers just function as AC-DC converters. Although I2 decreases with the increase of the load, resulting in lower losses on the receiver side, I1 increases. Total losses caused by parasitic resistances increase when the load deviates from the optimal value. When the load varies in a large range, both the efficiencies of the uncontrolled and synchronous rectifier systems decrease significantly. However, the proposed MDPC method contributes to keeping the efficiency optimized. Since the load is transformed to the designed value, the influence of load mismatch is minimized. The uncontrolled rectifier system experiences the greatest efficiency drop due to the additional influence of the voltage loss in the diodes (1.6 V). For instance, if the transferred power is 18 W and the equivalent current flowing through two diodes is 0.67 A, the calculated efficiency drop will be 6%. Therefore, a large part of the transferred energy is consumed by the diodes. Figure 12a shows the simulation DC-DC efficiencies of load transformation where C 2 is 5.6 nF. The equivalent impedances of the uncontrolled and synchronous rectifiers are resistive with a constant transformation ratio. Hence, uncontrolled and synchronous rectifiers just function as AC-DC converters. Although I 2 decreases with the increase of the load, resulting in lower losses on the receiver side, I 1 increases. Total losses caused by parasitic resistances increase when the load deviates from the optimal value. When the load varies in a large range, both the efficiencies of the uncontrolled and synchronous rectifier systems decrease significantly. However, the proposed MDPC method contributes to keeping the efficiency optimized. Since the load is transformed to the designed value, the influence of load mismatch is minimized. The uncontrolled rectifier system experiences the greatest efficiency drop due to the additional influence of the voltage loss in the diodes (1.6 V). For instance, if the transferred power is 18 W and the equivalent current flowing through two diodes is 0.67 A, the calculated efficiency drop will be 6%. Therefore, a large part of the transferred energy is consumed by the diodes. Although the above results prove that α can be used for voltage regulation, α is controlled to maintain a constant output power (18 W) for a more accurate efficiency comparison in the simulations and experiments.
C2 changes from 5.3 nF to 6.0 nF. The corresponding X2 ranges from −15 Ω to 20 Ω. Simulation results of α, β and φ versus X2 are shown in Figure 11 . Although X2 varies, the transmitter sees it as the same due to compensation through MDPC. Thus, α almost remains unchanged. β and φ change with X2. The observed trends agree with the calculated results in Figure 6 . Figure 12a shows the simulation DC-DC efficiencies of load transformation where C2 is 5.6 nF. The equivalent impedances of the uncontrolled and synchronous rectifiers are resistive with a constant transformation ratio. Hence, uncontrolled and synchronous rectifiers just function as AC-DC converters. Although I2 decreases with the increase of the load, resulting in lower losses on the receiver side, I1 increases. Total losses caused by parasitic resistances increase when the load deviates from the optimal value. When the load varies in a large range, both the efficiencies of the uncontrolled and synchronous rectifier systems decrease significantly. However, the proposed MDPC method contributes to keeping the efficiency optimized. Since the load is transformed to the designed value, the influence of load mismatch is minimized. The uncontrolled rectifier system experiences the greatest efficiency drop due to the additional influence of the voltage loss in the diodes (1.6 V). For instance, if the transferred power is 18 W and the equivalent current flowing through two diodes is 0.67 A, the calculated efficiency drop will be 6%. Therefore, a large part of the transferred energy is consumed by the diodes. Figure 12b shows the simulation DC-DC efficiencies of additional reactance compensation, where R L remains 50 Ω. The proposed system shows the lowest simulation efficiency of 93.9% during a large reactance variation. However, the lowest efficiencies of 87.5% and 71.6% are observed with the synchronous and uncontrolled rectifiers, respectively. Additional reactance is compensated by MDPC, hence the influence is eliminated. The existence of X 2 requires higher input power, which degrades the efficiency as indicated by Equation (5). Thus, a larger |X 2 | results in a smaller overall efficiency in the uncontrolled and synchronous rectifier systems.
Experimental Results
The photograph of the implemented prototype is shown in Figure 13 . Primary active bridge inverts the DC voltage, thereafter, the power is transmitted through the coupling coils. Secondary active bridge converts the high frequency resonant current and the loading resistance consumes the energy. Synchronization circuit provides signal for the converter. Controllers on the primary and secondary sides generate a total of eight gate drive signals.
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The photograph of the implemented prototype is shown in Figure 13 . Primary active bridge inverts the DC voltage, thereafter, the power is transmitted through the coupling coils. Secondary active bridge converts the high frequency resonant current and the loading resistance consumes the energy. Synchronization circuit provides signal for the converter. Controllers on the primary and secondary sides generate a total of eight gate drive signals. During initialization, a program for primary resonant frequency tracking is executed, with Vin being 2 V. The load is removed under this step and θ is detected. The operating frequency should increase for a positive θ, whereas decrease for a negative θ. f1 is locked when θ = 0, as shown in Figure 14a . Vphase should be 0.825 V theoretically. During initialization, a program for primary resonant frequency tracking is executed, with V in being 2 V. The load is removed under this step and θ is detected. The operating frequency should increase for a positive θ, whereas decrease for a negative θ. f 1 is locked when θ = 0, as shown in Figure 14a . V phase should be 0.825 V theoretically.
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The photograph of the implemented prototype is shown in Figure 13 . Primary active bridge inverts the DC voltage, thereafter, the power is transmitted through the coupling coils. Secondary active bridge converts the high frequency resonant current and the loading resistance consumes the energy. Synchronization circuit provides signal for the converter. Controllers on the primary and secondary sides generate a total of eight gate drive signals. During initialization, a program for primary resonant frequency tracking is executed, with Vin being 2 V. The load is removed under this step and θ is detected. The operating frequency should increase for a positive θ, whereas decrease for a negative θ. f1 is locked when θ = 0, as shown in Figure 14a . Vphase should be 0.825 V theoretically. Figure 14b shows the synchronization process. I2 flows through C2 and produces . The voltage is divided by the resistances and fed to a comparator, generating the synchronization signal. Afterwards, the secondary controller generates four gate drive signals based on it and then V2 is obtained. Figure 14c shows the estimated results of X2 and M. The estimated M is about 32 μH and X2 is about 10 Ω. Figure 15 shows the experimental waveforms when RL = 50 Ω. C2 is 5.9 nF in the first three experiments and 5.4 nF in the fourth experiment. Uncontrolled and synchronous rectifier waveforms are shown in Figure 15a ,b, respectively. Additional inductive reactance exists on the receiver side, thus I1 leads V1. Only voltage regulation is obtained by the two methods. When uncontrolled rectification is applied, I2 and V2 are seen to be in phase in the simulation, whereas I2 leads V2 in the experimental results. V2 changes its state after I2 crosses zero point. The discharging and charging of the parasitic capacitors needs some time, resulting in a delay in V2. Although this phenomena can be reduced by using high performance diodes, an active rectifier used on the receiver side can address this problem completely. Additional inductive reactance compensation results is shown in Figure 15c . The additional inductive reactance is compensated, meanwhile load transformation and voltage regulation are achieved. It can be observed that I1 in Figure 15c is smaller than those in Figure 15a ,b. With the same input voltage, lower input current implies lower input power and therefore, lower losses. Figure 15d shows the experimental results of additional capacitive reactance compensation. Although additional capacitive reactance exists, I1 is still in phase with V1 as expected. Figure 14b shows the synchronization process. I 2 flows through C 2 and produces V C 2 . The voltage is divided by the resistances and fed to a comparator, generating the synchronization signal. Afterwards, the secondary controller generates four gate drive signals based on it and then V 2 is obtained. Figure 14c shows the estimated results of X 2 and M. The estimated M is about 32 µH and X 2 is about 10 Ω. Figure 15 shows the experimental waveforms when R L = 50 Ω. C 2 is 5.9 nF in the first three experiments and 5.4 nF in the fourth experiment. Uncontrolled and synchronous rectifier waveforms are shown in Figure 15a ,b, respectively. Additional inductive reactance exists on the receiver side, thus I 1 leads V 1 . Only voltage regulation is obtained by the two methods. When uncontrolled rectification is applied, I 2 and V 2 are seen to be in phase in the simulation, whereas I 2 leads V 2 in the experimental results. V 2 changes its state after I 2 crosses zero point. The discharging and charging of the parasitic capacitors needs some time, resulting in a delay in V 2. Although this phenomena can be reduced by using high performance diodes, an active rectifier used on the receiver side can address this problem completely. Additional inductive reactance compensation results is shown in Figure 15c . The additional inductive reactance is compensated, meanwhile load transformation and voltage regulation are achieved. It can be observed that I 1 in Figure 15c is smaller than those in Figure 15a ,b. With the same input voltage, lower input current implies lower input power and therefore, lower losses. Figure 15d shows the experimental results of additional capacitive reactance compensation. Although additional capacitive reactance exists, I 1 is still in phase with V 1 as expected. Figure 14b shows the synchronization process. I2 flows through C2 and produces . The voltage is divided by the resistances and fed to a comparator, generating the synchronization signal. Afterwards, the secondary controller generates four gate drive signals based on it and then V2 is obtained. Figure 14c shows the estimated results of X2 and M. The estimated M is about 32 μH and X2 is about 10 Ω. Figure 15 shows the experimental waveforms when RL = 50 Ω. C2 is 5.9 nF in the first three experiments and 5.4 nF in the fourth experiment. Uncontrolled and synchronous rectifier waveforms are shown in Figure 15a ,b, respectively. Additional inductive reactance exists on the receiver side, thus I1 leads V1. Only voltage regulation is obtained by the two methods. When uncontrolled rectification is applied, I2 and V2 are seen to be in phase in the simulation, whereas I2 leads V2 in the experimental results. V2 changes its state after I2 crosses zero point. The discharging and charging of the parasitic capacitors needs some time, resulting in a delay in V2. Although this phenomena can be reduced by using high performance diodes, an active rectifier used on the receiver side can address this problem completely. Additional inductive reactance compensation results is shown in Figure 15c . The additional inductive reactance is compensated, meanwhile load transformation and voltage regulation are achieved. It can be observed that I1 in Figure 15c is smaller than those in Figure 15a ,b. With the same input voltage, lower input current implies lower input power and therefore, lower losses. Figure 15d shows the experimental results of additional capacitive reactance compensation. Although additional capacitive reactance exists, I1 is still in phase with V1 as expected. The experimental results of α, β and φ vs. X2 are shown in Figure 16 . α is higher than the simulation value due to the lower power transfer efficiency. The trends of β and φ agree with the simulation results. The DC-DC experimental efficiencies are summarized in Figure 17 . Figure 17a illustrates the experimental DC-DC efficiencies versus the load when C2 = 5.6 nF. When RL approaches the optimal value 24.8 Ω, β is set at 90°. The synchronous rectifier system and the proposed method obtain the same overall efficiency of 80.4% with 21 cm distance between the transmitting and receiving coils. As RL deviates from the optimal value, the experimental efficiencies of the uncontrolled and synchronous rectifier systems decrease significantly, whereas the efficiency of the proposed system almost remains unchanged. Experimental results of additional reactance compensation are shown in Figure 17b , where RL is 50 Ω. The additional reactance requires higher apparent power and brings about efficiency degradation. Secondary PAs compensate the reactance and transforms the load simultaneously, thus the proposed system can attain higher efficiency than the other systems. The experimental results of α, β and ϕ vs. X 2 are shown in Figure 16 . α is higher than the simulation value due to the lower power transfer efficiency. The trends of β and ϕ agree with the simulation results. The experimental results of α, β and φ vs. X2 are shown in Figure 16 . α is higher than the simulation value due to the lower power transfer efficiency. The trends of β and φ agree with the simulation results. The DC-DC experimental efficiencies are summarized in Figure 17 . Figure 17a illustrates the experimental DC-DC efficiencies versus the load when C2 = 5.6 nF. When RL approaches the optimal value 24.8 Ω, β is set at 90°. The synchronous rectifier system and the proposed method obtain the same overall efficiency of 80.4% with 21 cm distance between the transmitting and receiving coils. As RL deviates from the optimal value, the experimental efficiencies of the uncontrolled and synchronous rectifier systems decrease significantly, whereas the efficiency of the proposed system almost remains unchanged. Experimental results of additional reactance compensation are shown in Figure 17b , where RL is 50 Ω. The additional reactance requires higher apparent power and brings about efficiency degradation. Secondary PAs compensate the reactance and transforms the load simultaneously, thus the proposed system can attain higher efficiency than the other systems. The DC-DC experimental efficiencies are summarized in Figure 17 . Figure 17a illustrates the experimental DC-DC efficiencies versus the load when C 2 = 5.6 nF. When R L approaches the optimal value 24.8 Ω, β is set at 90 • . The synchronous rectifier system and the proposed method obtain the same overall efficiency of 80.4% with 21 cm distance between the transmitting and receiving coils. As R L deviates from the optimal value, the experimental efficiencies of the uncontrolled and synchronous rectifier systems decrease significantly, whereas the efficiency of the proposed system almost remains unchanged. Experimental results of additional reactance compensation are shown in Figure 17b , where R L is 50 Ω. The additional reactance requires higher apparent power and brings about efficiency degradation. Secondary PAs compensate the reactance and transforms the load simultaneously, thus the proposed system can attain higher efficiency than the other systems. Switches, filtering capacitors, connecting wires and the surrounding components consume some energy. These additional losses take up a large proportion when the transferred power is low. Thus, an efficiency gap between the simulation results and experimental results are observed. Similar comparable gaps can be found in previous works. In [17] , the power transfer efficiency is less than 65% when the transferred power is 100 W, whereas the overall efficiency is 92% with a 450-W load. An increase in the transferred power level can improve the overall system efficiency and gaps between the experimental result and simulations are reduced.
Discussion
DC-DC efficiencies from the simulations and experiments with the same system specifications are summarized in Table 2 . The proposed MDPC system achieves the highest simulated efficiency of 94.1% and the highest experimental efficiency of 80.4%. The largest efficiency drops observed during large load and additional reactance variations are 0.6% for the simulation system and 1.7% for the experimental setup, respectively. In contrast, the other methods suffer from maximal 12.7% and 16.4% simulated and experimental efficiency drops, respectively. The proposed MDPC method can make full utilization of the three PAs for output regulation, reactance compensation and load transformation. It shows superiority to the other methods in terms of efficiency. Secondary PC regulates equivalent resistance to obtain the optimal value and the extracted power remains almost unchanged. Therefore, primary PA requires few adjustments. This can mitigate the drawback of time delay in communication and benefits for dual-side regulation. In other words, only dual-side regulation can realize load transformation and output regulation simultaneously.
Conclusions
In this paper, the MDPC method in a SS WPT system is proposed, with which the voltage regulation, load transformation and additional reactance compensation are achieved simultaneously. The presented work addresses the problem of performance degradations caused by additional DC-DC converters, non-identical resonances and load mismatch, which increased the power transfer Switches, filtering capacitors, connecting wires and the surrounding components consume some energy. These additional losses take up a large proportion when the transferred power is low. Thus, an efficiency gap between the simulation results and experimental results are observed. Similar comparable gaps can be found in previous works. In [17] , the power transfer efficiency is less than 65% when the transferred power is 100 W, whereas the overall efficiency is 92% with a 450-W load. An increase in the transferred power level can improve the overall system efficiency and gaps between the experimental result and simulations are reduced.
Discussion
Conclusions
In this paper, the MDPC method in a SS WPT system is proposed, with which the voltage regulation, load transformation and additional reactance compensation are achieved simultaneously. The presented work addresses the problem of performance degradations caused by additional DC-DC converters, non-identical resonances and load mismatch, which increased the power transfer efficiency and insured a compact design. The additional reactance and mutual inductance estimation methods were realized based on DC information sampling. The phase detection method modulated phase information onto a DC voltage signal. In addition, a novel synchronization method consisting of a comparator and an isolator performed well at a frequency of 100 kHz. A simulated efficiency of 94.1% and an experimental efficiency of 80.4% were attained while delivering 18 W power with 21 cm distance between the transmitting and receiving coils.
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